One bit comparator Verilog Code

//BlueTechspot.blogspot.com
module comp1b(a,b,e,g,l);
input a,b;
output e,g,l;
xnor(e,a,b);
and(g,a,~b);
and(l,~a,b);
endmodule