02 October, 2018

Half Adder Verilog Code


// Blue Techspot - bluetechspot.blogspot.com
module halfadder2 (a,b,s,c);
output s,c;
input a,b;
wire s,c;
xor (s,a,b);
and(c,a,b);
endmodule

No comments:

Post a Comment

If you have any Queries, suggestions or requests, Do comment here!